10-13 NOV 2026 · Munich, Germany

MEET FIXCHIPS (C3-161) AT electronica 2026

Texas Instruments SN54LS112AJ

Texas Instruments SN54LS112AJ electronic component product image

Image is only for reference

Manufacturer
Manufacturer No
SN54LS112AJ
Date Code
9903
Quantity
537
Availability
In Stock
Package
CDIP
Packaging
Tube
Description
Flip Flop JK-Type Neg-Edge 2-Element 16-Pin CDIP Tube
Detailed Description
Store state information by enabling this SN54LS112AJ flip flop device from Texas Instruments. It has a differential output signal. This flip flop has a minimum operating temperature of -55 °C and a maximum of 125 °C. This device comes in tube packaging. It has 2 channels per chip. This inverting/non-inverting device has a typical operating supply voltage of 5 V. Its minimum operating supply voltage of 4.5 V, while its maximum is 5.5 V.
Payment
PayPalEast West BankVISAMastercardWestern Union
Delivery
DHLFedExUPSTNT
AS9120
ISO 13485
ERAI Member
VDE
ISO 9001
ISO 14001
Five-Star After-Sales Service Certification
Bavarian Chips Alliance
UKAS Management Systems
ANAB ISO/IEC 17021
IAF
HTS
8542.39.00.70
PPAP
No
SVHC
Yes
EU RoHS
Not Compliant
Bus Hold
No
Mounting
Through Hole
Polarity
Inverting/Non-Inverting
ECCN (US)
EAR99
Packaging
Tube
Pin Count
16
Set/Reset
Set/Reset
Automotive
No
Lead Shape
Through Hole
PCB changed
16
Availability
In Stock
Logic Family
LS
Package Width
7.62(Max)
Logic Function
JK-Type
Package Height
3.56(Max)
Package Length
21.34(Max)
Triggering Type
Negative-Edge
Supplier Package
CDIP
Input Signal Type
Single-Ended
Standard Package Name
DIP
Manufacturer Lead Time
9 weeks
SVHC Exceeds Threshold
Yes
Number of Element Inputs
2
Number of Element Outputs
1
Supplier Temperature Grade
Military
Number of Channels per Chip
2
Number of Elements per Chip
2
Maximum Operating Temperature (°C)
125
Minimum Operating Temperature (°C)
-55
Absolute Propagation Delay Time (ns)
20
Maximum Operating Supply Voltage (V)
5.5
Minimum Operating Supply Voltage (V)
4.5
Typical Operating Supply Voltage (V)
5
Maximum Low Level Output Current (mA)
4
Propagation Delay Test Condition (pF)
15
Maximum High Level Output Current (mA)
-0.4
Maximum Propagation Delay Time @ Maximum CL (ns)
20@5V
AttributeValue
HTS8542.39.00.70
PPAPNo
SVHCYes
EU RoHSNot Compliant
Bus HoldNo
MountingThrough Hole
PolarityInverting/Non-Inverting
ECCN (US)EAR99
PackagingTube
Pin Count16
Set/ResetSet/Reset
AutomotiveNo
Lead ShapeThrough Hole
PCB changed16
AvailabilityIn Stock
Logic FamilyLS
Package Width7.62(Max)
Logic FunctionJK-Type
Package Height3.56(Max)
Package Length21.34(Max)
Triggering TypeNegative-Edge
Supplier PackageCDIP
Input Signal TypeSingle-Ended
Standard Package NameDIP
Manufacturer Lead Time9 weeks
SVHC Exceeds ThresholdYes
Number of Element Inputs2
Number of Element Outputs1
Supplier Temperature GradeMilitary
Number of Channels per Chip2
Number of Elements per Chip2
Maximum Operating Temperature (°C)125
Minimum Operating Temperature (°C)-55
Absolute Propagation Delay Time (ns)20
Maximum Operating Supply Voltage (V)5.5
Minimum Operating Supply Voltage (V)4.5
Typical Operating Supply Voltage (V)5
Maximum Low Level Output Current (mA)4
Propagation Delay Test Condition (pF)15
Maximum High Level Output Current (mA)-0.4
Maximum Propagation Delay Time @ Maximum CL (ns)20@5V

Purchase & Inquiry

Placing an Order

You can place an order with FIXCHIPS without having to register or create an account.

Payment Options

To make payment more convenient, we support multiple payment methods in USD, including PayPal, credit cards, and wire transfer.

RFQ (Request for Quote)

We suggest submitting an RFQ to get the most up-to-date pricing and availability for the components you are looking for. Our sales team will reply by email within 24 hours.

Important Notes

1. An email containing your order details will be sent to your inbox. If you cannot find it, please check your spam or junk mail folder.

2. Product availability and pricing may change over time. Our sales manager will verify the details of your order and contact you if any changes or confirmation are required.

Packaging Process